

-300

FIG. 3






FIG. 4






FIG. 5








FIG. 6













FIG. 8A














	Byte 3	Byte 2	Byte 1	Byte 0	
1004	Device ID		Vendor ID		00h 1002
	Status		Command		04h
		Class Code	Revision ID		08h
	Bist	Header Type	Latency Timer	Cache Line Size	0Ch
	Base Address Registers				10h
					14h
					18h
					1Ch
					20h 24h
	Cardbus CIS Pointer				28h
	Subsys	stem ID	Subsystem Vendor ID		2Ch
	Expansion ROM Base Address Reserved Reserved				30h
					34h
					38h
	Max_Lat	Min_GNT	Inter. Pin	Inter. Line	3Ch
	1000				

FIG. 10








FIG. 11






FIG. 12A






FIG. 12B






FIG. 13A






FIG. 13B






FIG. 14A






FIG. 14B






FIG. 15A






FIG. 15B






FIG. 16A






FIG. 16B






FIG. 17A






FIG. 17B






FIG. 18A






FIG. 18B

